Epitaxial crystalline yittria-stabilized zirconia ͑YSZ͒ oxide films were grown on silicon wafers by the laser molecular beam epitaxy technique. The interface of crystalline YSZ film in contact with silicon was found to be atomically sharp and commensurately crystallized without an amorphous layer. An x-ray photoelectron spectroscopy depth profile and transmission electron microscopy investigation showed that no SiO 2 formed at the interface. For a film with electrical equivalent oxide thickness (t eox ) 14.6 Å, the leakage current is about 1.1ϫ10 Ϫ3 A/cm 2 at 1 V bias voltage. The hysteresis and interface state density in this film are measured to be less than 10 mV and 2.0 ϫ10 11 eV Ϫ1 cm
͑Received 27 October 2000; accepted for publication 13 January 2001͒ Epitaxial crystalline yittria-stabilized zirconia ͑YSZ͒ oxide films were grown on silicon wafers by the laser molecular beam epitaxy technique. The interface of crystalline YSZ film in contact with silicon was found to be atomically sharp and commensurately crystallized without an amorphous layer. An x-ray photoelectron spectroscopy depth profile and transmission electron microscopy investigation showed that no SiO 2 formed at the interface. For a film with electrical equivalent oxide thickness (t eox ) 14.6 Å, the leakage current is about 1.1ϫ10 Ϫ3 A/cm 2 at 1 V bias voltage. The hysteresis and interface state density in this film are measured to be less than 10 mV and 2.0 Since the advent of the first integrated circuit, SiO 2 has been used as the primary gate dielectric. However, for SiO 2 below 20 Å, the leakage current rises to 1-10 A/cm 2 , 1 which requires significant power dissipation and will alter device performance. Therefore, some experts have claimed that silica-based electronic technology has approached its limits. [1] [2] [3] [4] [5] To reduce the leakage current, many materials with higher dielectric constant have been suggested as alternative gate dielectrics, such as Ta 2 15, 16 etc. Unfortunately, many of these materials are not thermally stable on silicon. The formation of SiO 2 or metal silicides often occurs when these materials are deposited on silicon or during subsequent annealing. Since SiO 2 has a lower dielectric constant, an underlying SiO 2 layer can reduce the effective capacitance of the film. In addition, the amorphous SiO 2 on silicon leaves dangling bonds that may results in electronic defects, disrupting transnational symmetry at the interface. 16 Ritala et al. 3 had used a chemical approach to deposit amorphous oxide film on a silicon wafer without an interfacial silicon oxide layer. McKee et al. 16 used one monolayer of strontium silicide to stabilize the interface with silicon, and obtained crystalline oxide on silicon in SrTiO 3 /BST/SrSi/Si systems. Because the crystalline interface preserves a commensurate correspondence between physical structures of the dielectric film and silicon substrate, it does not cause so many electrical defects at the interface. However, to scale up to cost-effective production, a simple approach to grow a single crystalline high-layer on silicon is required for a feature-size reduction of the devices.
Yittria-stabilized zirconia ͑YSZ͒ ͑dielectric constant 25-29.7͒ is a very potential gate dielectric because of its high thermodynamical stability in contact with silicon even at 1000 K. 17 And through the investigation of Schottky barrier heights and band offsets of various metal oxides by the theory of band lineups of semiconductors, Robertson 18 concluded that ZrO 2 and ZrSiO 4 have sufficiently large electron barriers for use as alterative gate oxides. Here we report the growth and electrical properties of ultrathin crystalline YSZ films on silicon.
The YSZ thin films were grown on a native silicon wafer with the laser molecular beam epitaxy ͑MBE͒ technique. The deposition of initial several monolayers was in the base pressure of 10 Ϫ6 mbar at 730°C. The oxygen partial pressure was increased slowly up to 10 Ϫ5 mbar and the deposition of YSZ was continued. The crystallinity of the films was in situ monitored by reflective high-energy electron diffraction ͑RHEED͒. After the deposition, the films were annealed at 700°C for 10 s in reduced oxygen gas. Details of our systems have been reported elsewhere. 19, 20 Figure 1 is a typical RHEED pattern of YSZ films grown on a silicon ͑100͒ wafer, where the bright streaky area indicates two-dimensional growth of a film with a smooth surface and the high degree of crystallinity of the film. An x-ray diffraction pattern of the films showed that the deposited films had single crystal orientation. An atomic force microscopy ͑AFM͒ investigation showed that the root mean square roughness of the deposited films was only about 0.3-0.5 nm, indicating atomically smooth films. Figure 2 shows a cross-sectional transmission electron microscopy ͑TEM͒ image of 12.5 nm YSZ film deposited on a Si͑100͒ substrate. YSZ films were found to grow epitaxially on the Si͑100͒ substrate with crystal orientation correlation of YSZ͑001͒ ʈ Si͑001͒ and YSZ͓100͔ ʈ Si͓100͔. Most obvious is that there is no amorphous interfacial oxide at the interface. The YSZ-Si interface is atomically sharp, within the region of imaging. But some misfit dislocations can be observed at the interface which are caused by the mismatch a͒ Electronic mail: scip8199@nus.edu.sg APPLIED PHYSICS LETTERS VOLUME 78, NUMBER 11 12 MARCH 2001 of the lattice constant between YSZ and the silicon substrate.
In general, the thickness of native amorphous SiO 2 on the surface of the Si wafer is about 1.0-1.5 nm. However, no amorphous SiO 2 layer was observed at the YSZ/Si interface in the cross-sectional TEM image. It implies that the native oxide layer had been removed by the bombardment of Zr ions, and the subsequently deposited YSZ film has sufficient stability and resistivity against the formation of an interfacial SiO 2 layer. To confirm the elimination of silicon oxide in the YSZ/Si heterostructure, we conducted an x-ray photoelectron spectroscopy ͑XPS͒ investigation of the films. For reference, a native wafer gives Si 2p spectra in Fig. 3͑a͒ , and Fig. 3͑b͒ shows Si 2p spectra of clean silicon. The native silicon oxide can be distinguished: a peak shifts 4.6 eV from that of clean silicon. Figure 4 is the depth profile of Si 2p core-level spectra of 12.5 YSZ films on silicon. It can be observed that, with increasing depth, the intensity of the Si 2p core-level spectra increased accordingly. But no peak corresponding to SiO 2 occurred at the interface. It suggests that there was no SiO 2 between the YSZ thin film and Si substrate, which is in agreement with the TEM image in Fig. 2 .
Previously, we found that the partial pressure had a great effect on the interfacial state of the films. 20 The lower pressure at the initial stage was beneficial for the formation of a crystalline interface. Therefore, we think there exists the following mechanism for the elimination of native SiO 2 and the formation of the crystalline interface during film deposition. Prior to the deposition, the thickness of SiO 2 on the substrate was in situ monitored by RHEED. From room temperature to the deposition temperature, the brightness of the RHEED pattern did not vary; this implies that the thickness of SiO 2 did not increase or decrease. In the deposition process the initial growth of several monolayers was conducted in oxygen partial pressure of 10 Ϫ6 mbar at 730°C, near the transition line from passive oxidation to active oxidation in the P -T phase diagram of silicon oxidation. [21] [22] [23] Due to the shortage of oxygen in the chamber, the following chemical reactions would take place when metallic Zr ions hit the wafer, 24 which depended on the actual local condition of the Si wafer surface. Thus the atoms in the native amorphous SiO 2 layer on the surface of the Si wafer would be decomposed by the bombardment of metal Zr ͑or Y͒ ions. Rubloff et al. 25 found that the critical oxygen partial pressure above which the silicon oxide layer remains stable at 730°C is about 7 ϫ10 Ϫ5 mbar. Thus the desorption of SiO, the reaction product, is expected for lower growth partial pressure of 10 Ϫ6 mbar during the initial deposition process. As a result, the thickness of the native amorphous SiO 2 layer will be reduced or even eliminated in a lower partial pressure deposition process, while part of the oxygen in the native SiO 2 was used as the oxygen source for the initial several monolayers of YSZ films to form a stabilized interface with silicon.
The inset of Fig. 5 shows the high frequency capacitance-voltage (C -V) measurement for a 6.0 nm YSZ film at 100 kHz. Al dots 1 mm in diameter were evaporated on the oxide surface as electrodes. The equivalent oxide thickness (t eox ) is 14.6 Å, which was determined based on the capacitance in the accumulation region. Since there was no interfacial layer between YSZ and Si, the dielectric constant of YSZ extracted from the C -V curves is about 16.
The C -V curve of the film shows negligible hysteresis, indicating few unstable-trapped charges in the dielectric film. According to the Terman method, 26 the interface state density can be extracted by comparing the ideal high-frequency C -V curve with the experimental curve, which gave a value of less than 2ϫ10 11 eV Ϫ1 cm Ϫ2 . As to the slight deviation of the C -V curve from the ideal ones in the accumulation region, we think it was caused by gate leakage and series resistance.
The leakage current of YSZ film is shown in Fig. 5 . At 1.0 V bias, the leakage current is 1.1ϫ10 Ϫ3 A/cm 2 . Although a direct comparison with SiO 2 is difficult due to different electrodes, the leakage is at least three orders of magnitude lower than that for SiO 2 with the same electrical thickness. FIG. 5 . Leakage current density of the YSZ film with equivalent oxide thickness of 14.6 Å. The inset is a 100 kHz capacitance-voltage curve for crystalline YSZ films on silicon, and its electrical equivalent oxide thickness is 14.6 Å.
